1073 lines
33 KiB
C
1073 lines
33 KiB
C
/**
|
|
******************************************************************************
|
|
* @file lis2dh12_reg.h
|
|
* @author Sensors Software Solution Team
|
|
* @brief This file contains all the functions prototypes for the
|
|
* lis2dh12_reg.c driver.
|
|
******************************************************************************
|
|
* @attention
|
|
*
|
|
* <h2><center>© Copyright (c) 2021 STMicroelectronics.
|
|
* All rights reserved.</center></h2>
|
|
*
|
|
* This software component is licensed by ST under BSD 3-Clause license,
|
|
* the "License"; You may not use this file except in compliance with the
|
|
* License. You may obtain a copy of the License at:
|
|
* opensource.org/licenses/BSD-3-Clause
|
|
*
|
|
******************************************************************************
|
|
*/
|
|
|
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
|
#ifndef LIS2DH12_REGS_H
|
|
#define LIS2DH12_REGS_H
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/* Includes ------------------------------------------------------------------*/
|
|
#include <stdint.h>
|
|
#include <stddef.h>
|
|
#include <math.h>
|
|
|
|
/** @addtogroup LIS2DH12
|
|
* @{
|
|
*
|
|
*/
|
|
|
|
/** @defgroup Endianness definitions
|
|
* @{
|
|
*
|
|
*/
|
|
|
|
#ifndef DRV_BYTE_ORDER
|
|
#ifndef __BYTE_ORDER__
|
|
|
|
#define DRV_LITTLE_ENDIAN 1234
|
|
#define DRV_BIG_ENDIAN 4321
|
|
|
|
/** if _BYTE_ORDER is not defined, choose the endianness of your architecture
|
|
* by uncommenting the define which fits your platform endianness
|
|
*/
|
|
//#define DRV_BYTE_ORDER DRV_BIG_ENDIAN
|
|
#define DRV_BYTE_ORDER DRV_LITTLE_ENDIAN
|
|
|
|
#else /* defined __BYTE_ORDER__ */
|
|
|
|
#define DRV_LITTLE_ENDIAN __ORDER_LITTLE_ENDIAN__
|
|
#define DRV_BIG_ENDIAN __ORDER_BIG_ENDIAN__
|
|
#define DRV_BYTE_ORDER __BYTE_ORDER__
|
|
|
|
#endif /* __BYTE_ORDER__*/
|
|
#endif /* DRV_BYTE_ORDER */
|
|
|
|
/**
|
|
* @}
|
|
*
|
|
*/
|
|
|
|
/** @defgroup STMicroelectronics sensors common types
|
|
* @{
|
|
*
|
|
*/
|
|
|
|
#ifndef MEMS_SHARED_TYPES
|
|
#define MEMS_SHARED_TYPES
|
|
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t bit0 : 1;
|
|
uint8_t bit1 : 1;
|
|
uint8_t bit2 : 1;
|
|
uint8_t bit3 : 1;
|
|
uint8_t bit4 : 1;
|
|
uint8_t bit5 : 1;
|
|
uint8_t bit6 : 1;
|
|
uint8_t bit7 : 1;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t bit7 : 1;
|
|
uint8_t bit6 : 1;
|
|
uint8_t bit5 : 1;
|
|
uint8_t bit4 : 1;
|
|
uint8_t bit3 : 1;
|
|
uint8_t bit2 : 1;
|
|
uint8_t bit1 : 1;
|
|
uint8_t bit0 : 1;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} bitwise_t;
|
|
|
|
#define PROPERTY_DISABLE (0U)
|
|
#define PROPERTY_ENABLE (1U)
|
|
|
|
/** @addtogroup Interfaces_Functions
|
|
* @brief This section provide a set of functions used to read and
|
|
* write a generic register of the device.
|
|
* MANDATORY: return 0 -> no Error.
|
|
* @{
|
|
*
|
|
*/
|
|
typedef int32_t (*stmdev_write_ptr)(uint8_t, uint8_t, uint8_t *, uint16_t);
|
|
typedef int32_t (*stmdev_read_ptr)(uint8_t, uint8_t, uint8_t *, uint16_t);
|
|
typedef void (*stmdev_mdelay_ptr)(uint16_t millisec);
|
|
|
|
typedef struct
|
|
{
|
|
/** Component mandatory fields **/
|
|
stmdev_write_ptr write_reg;
|
|
stmdev_read_ptr read_reg;
|
|
/** Component optional fields **/
|
|
stmdev_mdelay_ptr mdelay;
|
|
/** Customizable optional pointer **/
|
|
uint8_t master_addr;
|
|
} stmdev_ctx_t;
|
|
|
|
/**
|
|
* @}
|
|
*
|
|
*/
|
|
|
|
#endif /* MEMS_SHARED_TYPES */
|
|
|
|
#ifndef MEMS_UCF_SHARED_TYPES
|
|
#define MEMS_UCF_SHARED_TYPES
|
|
|
|
/** @defgroup Generic address-data structure definition
|
|
* @brief This structure is useful to load a predefined configuration
|
|
* of a sensor.
|
|
* You can create a sensor configuration by your own or using
|
|
* Unico / Unicleo tools available on STMicroelectronics
|
|
* web site.
|
|
*
|
|
* @{
|
|
*
|
|
*/
|
|
|
|
typedef struct
|
|
{
|
|
uint8_t address;
|
|
uint8_t data;
|
|
} ucf_line_t;
|
|
|
|
/**
|
|
* @}
|
|
*
|
|
*/
|
|
|
|
#endif /* MEMS_UCF_SHARED_TYPES */
|
|
|
|
/**
|
|
* @}
|
|
*
|
|
*/
|
|
|
|
/** @defgroup LIS2DH12_Infos
|
|
* @{
|
|
*
|
|
*/
|
|
|
|
/** I2C Device Address 8 bit format if SA0=0 -> 31 if SA0=1 -> 33 **/
|
|
#define LIS2DH12_I2C_ADD_L 0x31U
|
|
#define LIS2DH12_I2C_ADD_H 0x33U
|
|
|
|
/** Device Identification (Who am I) **/
|
|
#define LIS2DH12_ID 0x33U
|
|
|
|
/**
|
|
* @}
|
|
*
|
|
*/
|
|
|
|
#define LIS2DH12_STATUS_REG_AUX 0x07U
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t not_used_01 : 2;
|
|
uint8_t tda : 1;
|
|
uint8_t not_used_02 : 3;
|
|
uint8_t tor : 1;
|
|
uint8_t not_used_03 : 1;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t not_used_03 : 1;
|
|
uint8_t tor : 1;
|
|
uint8_t not_used_02 : 3;
|
|
uint8_t tda : 1;
|
|
uint8_t not_used_01 : 2;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_status_reg_aux_t;
|
|
|
|
#define LIS2DH12_OUT_TEMP_L 0x0CU
|
|
#define LIS2DH12_OUT_TEMP_H 0x0DU
|
|
#define LIS2DH12_WHO_AM_I 0x0FU
|
|
|
|
#define LIS2DH12_CTRL_REG0 0x1EU
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t not_used_01 : 7;
|
|
uint8_t sdo_pu_disc : 1;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t sdo_pu_disc : 1;
|
|
uint8_t not_used_01 : 7;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_ctrl_reg0_t;
|
|
|
|
#define LIS2DH12_TEMP_CFG_REG 0x1FU
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t not_used_01 : 6;
|
|
uint8_t temp_en : 2;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t temp_en : 2;
|
|
uint8_t not_used_01 : 6;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_temp_cfg_reg_t;
|
|
|
|
#define LIS2DH12_CTRL_REG1 0x20U
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t xen : 1;
|
|
uint8_t yen : 1;
|
|
uint8_t zen : 1;
|
|
uint8_t lpen : 1;
|
|
uint8_t odr : 4;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t odr : 4;
|
|
uint8_t lpen : 1;
|
|
uint8_t zen : 1;
|
|
uint8_t yen : 1;
|
|
uint8_t xen : 1;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_ctrl_reg1_t;
|
|
|
|
#define LIS2DH12_CTRL_REG2 0x21U
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t hp : 3; /* HPCLICK + HP_IA2 + HP_IA1 -> HP */
|
|
uint8_t fds : 1;
|
|
uint8_t hpcf : 2;
|
|
uint8_t hpm : 2;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t hpm : 2;
|
|
uint8_t hpcf : 2;
|
|
uint8_t fds : 1;
|
|
uint8_t hp : 3; /* HPCLICK + HP_IA2 + HP_IA1 -> HP */
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_ctrl_reg2_t;
|
|
|
|
#define LIS2DH12_CTRL_REG3 0x22U
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t not_used_01 : 1;
|
|
uint8_t i1_overrun : 1;
|
|
uint8_t i1_wtm : 1;
|
|
uint8_t not_used_02 : 1;
|
|
uint8_t i1_zyxda : 1;
|
|
uint8_t i1_ia2 : 1;
|
|
uint8_t i1_ia1 : 1;
|
|
uint8_t i1_click : 1;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t i1_click : 1;
|
|
uint8_t i1_ia1 : 1;
|
|
uint8_t i1_ia2 : 1;
|
|
uint8_t i1_zyxda : 1;
|
|
uint8_t not_used_02 : 1;
|
|
uint8_t i1_wtm : 1;
|
|
uint8_t i1_overrun : 1;
|
|
uint8_t not_used_01 : 1;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_ctrl_reg3_t;
|
|
|
|
#define LIS2DH12_CTRL_REG4 0x23U
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t sim : 1;
|
|
uint8_t st : 2;
|
|
uint8_t hr : 1;
|
|
uint8_t fs : 2;
|
|
uint8_t ble : 1;
|
|
uint8_t bdu : 1;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t bdu : 1;
|
|
uint8_t ble : 1;
|
|
uint8_t fs : 2;
|
|
uint8_t hr : 1;
|
|
uint8_t st : 2;
|
|
uint8_t sim : 1;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_ctrl_reg4_t;
|
|
|
|
#define LIS2DH12_CTRL_REG5 0x24U
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t d4d_int2 : 1;
|
|
uint8_t lir_int2 : 1;
|
|
uint8_t d4d_int1 : 1;
|
|
uint8_t lir_int1 : 1;
|
|
uint8_t not_used_01 : 2;
|
|
uint8_t fifo_en : 1;
|
|
uint8_t boot : 1;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t boot : 1;
|
|
uint8_t fifo_en : 1;
|
|
uint8_t not_used_01 : 2;
|
|
uint8_t lir_int1 : 1;
|
|
uint8_t d4d_int1 : 1;
|
|
uint8_t lir_int2 : 1;
|
|
uint8_t d4d_int2 : 1;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_ctrl_reg5_t;
|
|
|
|
#define LIS2DH12_CTRL_REG6 0x25U
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t not_used_01 : 1;
|
|
uint8_t int_polarity : 1;
|
|
uint8_t not_used_02 : 1;
|
|
uint8_t i2_act : 1;
|
|
uint8_t i2_boot : 1;
|
|
uint8_t i2_ia2 : 1;
|
|
uint8_t i2_ia1 : 1;
|
|
uint8_t i2_click : 1;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t i2_click : 1;
|
|
uint8_t i2_ia1 : 1;
|
|
uint8_t i2_ia2 : 1;
|
|
uint8_t i2_boot : 1;
|
|
uint8_t i2_act : 1;
|
|
uint8_t not_used_02 : 1;
|
|
uint8_t int_polarity : 1;
|
|
uint8_t not_used_01 : 1;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_ctrl_reg6_t;
|
|
|
|
#define LIS2DH12_REFERENCE 0x26U
|
|
#define LIS2DH12_STATUS_REG 0x27U
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t xda : 1;
|
|
uint8_t yda : 1;
|
|
uint8_t zda : 1;
|
|
uint8_t zyxda : 1;
|
|
uint8_t _xor : 1;
|
|
uint8_t yor : 1;
|
|
uint8_t zor : 1;
|
|
uint8_t zyxor : 1;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t zyxor : 1;
|
|
uint8_t zor : 1;
|
|
uint8_t yor : 1;
|
|
uint8_t _xor : 1;
|
|
uint8_t zyxda : 1;
|
|
uint8_t zda : 1;
|
|
uint8_t yda : 1;
|
|
uint8_t xda : 1;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_status_reg_t;
|
|
|
|
#define LIS2DH12_OUT_X_L 0x28U
|
|
#define LIS2DH12_OUT_X_H 0x29U
|
|
#define LIS2DH12_OUT_Y_L 0x2AU
|
|
#define LIS2DH12_OUT_Y_H 0x2BU
|
|
#define LIS2DH12_OUT_Z_L 0x2CU
|
|
#define LIS2DH12_OUT_Z_H 0x2DU
|
|
#define LIS2DH12_FIFO_CTRL_REG 0x2EU
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t fth : 5;
|
|
uint8_t tr : 1;
|
|
uint8_t fm : 2;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t fm : 2;
|
|
uint8_t tr : 1;
|
|
uint8_t fth : 5;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_fifo_ctrl_reg_t;
|
|
|
|
#define LIS2DH12_FIFO_SRC_REG 0x2FU
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t fss : 5;
|
|
uint8_t empty : 1;
|
|
uint8_t ovrn_fifo : 1;
|
|
uint8_t wtm : 1;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t wtm : 1;
|
|
uint8_t ovrn_fifo : 1;
|
|
uint8_t empty : 1;
|
|
uint8_t fss : 5;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_fifo_src_reg_t;
|
|
|
|
#define LIS2DH12_INT1_CFG 0x30U
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t xlie : 1;
|
|
uint8_t xhie : 1;
|
|
uint8_t ylie : 1;
|
|
uint8_t yhie : 1;
|
|
uint8_t zlie : 1;
|
|
uint8_t zhie : 1;
|
|
uint8_t _6d : 1;
|
|
uint8_t aoi : 1;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t aoi : 1;
|
|
uint8_t _6d : 1;
|
|
uint8_t zhie : 1;
|
|
uint8_t zlie : 1;
|
|
uint8_t yhie : 1;
|
|
uint8_t ylie : 1;
|
|
uint8_t xhie : 1;
|
|
uint8_t xlie : 1;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_int1_cfg_t;
|
|
|
|
#define LIS2DH12_INT1_SRC 0x31U
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t xl : 1;
|
|
uint8_t xh : 1;
|
|
uint8_t yl : 1;
|
|
uint8_t yh : 1;
|
|
uint8_t zl : 1;
|
|
uint8_t zh : 1;
|
|
uint8_t ia : 1;
|
|
uint8_t not_used_01 : 1;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t not_used_01 : 1;
|
|
uint8_t ia : 1;
|
|
uint8_t zh : 1;
|
|
uint8_t zl : 1;
|
|
uint8_t yh : 1;
|
|
uint8_t yl : 1;
|
|
uint8_t xh : 1;
|
|
uint8_t xl : 1;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_int1_src_t;
|
|
|
|
#define LIS2DH12_INT1_THS 0x32U
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t ths : 7;
|
|
uint8_t not_used_01 : 1;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t not_used_01 : 1;
|
|
uint8_t ths : 7;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_int1_ths_t;
|
|
|
|
#define LIS2DH12_INT1_DURATION 0x33U
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t d : 7;
|
|
uint8_t not_used_01 : 1;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t not_used_01 : 1;
|
|
uint8_t d : 7;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_int1_duration_t;
|
|
|
|
#define LIS2DH12_INT2_CFG 0x34U
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t xlie : 1;
|
|
uint8_t xhie : 1;
|
|
uint8_t ylie : 1;
|
|
uint8_t yhie : 1;
|
|
uint8_t zlie : 1;
|
|
uint8_t zhie : 1;
|
|
uint8_t _6d : 1;
|
|
uint8_t aoi : 1;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t aoi : 1;
|
|
uint8_t _6d : 1;
|
|
uint8_t zhie : 1;
|
|
uint8_t zlie : 1;
|
|
uint8_t yhie : 1;
|
|
uint8_t ylie : 1;
|
|
uint8_t xhie : 1;
|
|
uint8_t xlie : 1;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_int2_cfg_t;
|
|
|
|
#define LIS2DH12_INT2_SRC 0x35U
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t xl : 1;
|
|
uint8_t xh : 1;
|
|
uint8_t yl : 1;
|
|
uint8_t yh : 1;
|
|
uint8_t zl : 1;
|
|
uint8_t zh : 1;
|
|
uint8_t ia : 1;
|
|
uint8_t not_used_01 : 1;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t not_used_01 : 1;
|
|
uint8_t ia : 1;
|
|
uint8_t zh : 1;
|
|
uint8_t zl : 1;
|
|
uint8_t yh : 1;
|
|
uint8_t yl : 1;
|
|
uint8_t xh : 1;
|
|
uint8_t xl : 1;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_int2_src_t;
|
|
|
|
#define LIS2DH12_INT2_THS 0x36U
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t ths : 7;
|
|
uint8_t not_used_01 : 1;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t not_used_01 : 1;
|
|
uint8_t ths : 7;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_int2_ths_t;
|
|
|
|
#define LIS2DH12_INT2_DURATION 0x37U
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t d : 7;
|
|
uint8_t not_used_01 : 1;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t not_used_01 : 1;
|
|
uint8_t d : 7;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_int2_duration_t;
|
|
|
|
#define LIS2DH12_CLICK_CFG 0x38U
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t xs : 1;
|
|
uint8_t xd : 1;
|
|
uint8_t ys : 1;
|
|
uint8_t yd : 1;
|
|
uint8_t zs : 1;
|
|
uint8_t zd : 1;
|
|
uint8_t not_used_01 : 2;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t not_used_01 : 2;
|
|
uint8_t zd : 1;
|
|
uint8_t zs : 1;
|
|
uint8_t yd : 1;
|
|
uint8_t ys : 1;
|
|
uint8_t xd : 1;
|
|
uint8_t xs : 1;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_click_cfg_t;
|
|
|
|
#define LIS2DH12_CLICK_SRC 0x39U
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t x : 1;
|
|
uint8_t y : 1;
|
|
uint8_t z : 1;
|
|
uint8_t sign : 1;
|
|
uint8_t sclick : 1;
|
|
uint8_t dclick : 1;
|
|
uint8_t ia : 1;
|
|
uint8_t not_used_01 : 1;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t not_used_01 : 1;
|
|
uint8_t ia : 1;
|
|
uint8_t dclick : 1;
|
|
uint8_t sclick : 1;
|
|
uint8_t sign : 1;
|
|
uint8_t z : 1;
|
|
uint8_t y : 1;
|
|
uint8_t x : 1;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_click_src_t;
|
|
|
|
#define LIS2DH12_CLICK_THS 0x3AU
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t ths : 7;
|
|
uint8_t lir_click : 1;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t lir_click : 1;
|
|
uint8_t ths : 7;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_click_ths_t;
|
|
|
|
#define LIS2DH12_TIME_LIMIT 0x3BU
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t tli : 7;
|
|
uint8_t not_used_01 : 1;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t not_used_01 : 1;
|
|
uint8_t tli : 7;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_time_limit_t;
|
|
|
|
#define LIS2DH12_TIME_LATENCY 0x3CU
|
|
typedef struct
|
|
{
|
|
uint8_t tla : 8;
|
|
} lis2dh12_time_latency_t;
|
|
|
|
#define LIS2DH12_TIME_WINDOW 0x3DU
|
|
typedef struct
|
|
{
|
|
uint8_t tw : 8;
|
|
} lis2dh12_time_window_t;
|
|
|
|
#define LIS2DH12_ACT_THS 0x3EU
|
|
typedef struct
|
|
{
|
|
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
|
|
uint8_t acth : 7;
|
|
uint8_t not_used_01 : 1;
|
|
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
|
|
uint8_t not_used_01 : 1;
|
|
uint8_t acth : 7;
|
|
#endif /* DRV_BYTE_ORDER */
|
|
} lis2dh12_act_ths_t;
|
|
|
|
#define LIS2DH12_ACT_DUR 0x3FU
|
|
typedef struct
|
|
{
|
|
uint8_t actd : 8;
|
|
} lis2dh12_act_dur_t;
|
|
|
|
/**
|
|
* @defgroup LIS2DH12_Register_Union
|
|
* @brief This union group all the registers having a bit-field
|
|
* description.
|
|
* This union is useful but it's not needed by the driver.
|
|
*
|
|
* REMOVING this union you are compliant with:
|
|
* MISRA-C 2012 [Rule 19.2] -> " Union are not allowed "
|
|
*
|
|
* @{
|
|
*
|
|
*/
|
|
typedef union
|
|
{
|
|
lis2dh12_status_reg_aux_t status_reg_aux;
|
|
lis2dh12_ctrl_reg0_t ctrl_reg0;
|
|
lis2dh12_temp_cfg_reg_t temp_cfg_reg;
|
|
lis2dh12_ctrl_reg1_t ctrl_reg1;
|
|
lis2dh12_ctrl_reg2_t ctrl_reg2;
|
|
lis2dh12_ctrl_reg3_t ctrl_reg3;
|
|
lis2dh12_ctrl_reg4_t ctrl_reg4;
|
|
lis2dh12_ctrl_reg5_t ctrl_reg5;
|
|
lis2dh12_ctrl_reg6_t ctrl_reg6;
|
|
lis2dh12_status_reg_t status_reg;
|
|
lis2dh12_fifo_ctrl_reg_t fifo_ctrl_reg;
|
|
lis2dh12_fifo_src_reg_t fifo_src_reg;
|
|
lis2dh12_int1_cfg_t int1_cfg;
|
|
lis2dh12_int1_src_t int1_src;
|
|
lis2dh12_int1_ths_t int1_ths;
|
|
lis2dh12_int1_duration_t int1_duration;
|
|
lis2dh12_int2_cfg_t int2_cfg;
|
|
lis2dh12_int2_src_t int2_src;
|
|
lis2dh12_int2_ths_t int2_ths;
|
|
lis2dh12_int2_duration_t int2_duration;
|
|
lis2dh12_click_cfg_t click_cfg;
|
|
lis2dh12_click_src_t click_src;
|
|
lis2dh12_click_ths_t click_ths;
|
|
lis2dh12_time_limit_t time_limit;
|
|
lis2dh12_time_latency_t time_latency;
|
|
lis2dh12_time_window_t time_window;
|
|
lis2dh12_act_ths_t act_ths;
|
|
lis2dh12_act_dur_t act_dur;
|
|
bitwise_t bitwise;
|
|
uint8_t byte;
|
|
} lis2dh12_reg_t;
|
|
|
|
/**
|
|
* @}
|
|
*
|
|
*/
|
|
|
|
#ifndef __weak
|
|
#define __weak __attribute__((weak))
|
|
#endif /* __weak */
|
|
|
|
/*
|
|
* These are the basic platform dependent I/O routines to read
|
|
* and write device registers connected on a standard bus.
|
|
* The driver keeps offering a default implementation based on function
|
|
* pointers to read/write routines for backward compatibility.
|
|
* The __weak directive allows the final application to overwrite
|
|
* them with a custom implementation.
|
|
*/
|
|
|
|
int32_t lis2dh12_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
|
|
uint8_t *data,
|
|
uint16_t len);
|
|
int32_t lis2dh12_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
|
|
uint8_t *data,
|
|
uint16_t len);
|
|
|
|
float_t lis2dh12_from_fs2_hr_to_mg(int16_t lsb);
|
|
float_t lis2dh12_from_fs4_hr_to_mg(int16_t lsb);
|
|
float_t lis2dh12_from_fs8_hr_to_mg(int16_t lsb);
|
|
float_t lis2dh12_from_fs16_hr_to_mg(int16_t lsb);
|
|
float_t lis2dh12_from_lsb_hr_to_celsius(int16_t lsb);
|
|
|
|
float_t lis2dh12_from_fs2_nm_to_mg(int16_t lsb);
|
|
float_t lis2dh12_from_fs4_nm_to_mg(int16_t lsb);
|
|
float_t lis2dh12_from_fs8_nm_to_mg(int16_t lsb);
|
|
float_t lis2dh12_from_fs16_nm_to_mg(int16_t lsb);
|
|
float_t lis2dh12_from_lsb_nm_to_celsius(int16_t lsb);
|
|
|
|
float_t lis2dh12_from_fs2_lp_to_mg(int16_t lsb);
|
|
float_t lis2dh12_from_fs4_lp_to_mg(int16_t lsb);
|
|
float_t lis2dh12_from_fs8_lp_to_mg(int16_t lsb);
|
|
float_t lis2dh12_from_fs16_lp_to_mg(int16_t lsb);
|
|
float_t lis2dh12_from_lsb_lp_to_celsius(int16_t lsb);
|
|
|
|
int32_t lis2dh12_temp_status_reg_get(const stmdev_ctx_t *ctx,
|
|
uint8_t *buff);
|
|
int32_t lis2dh12_temp_data_ready_get(const stmdev_ctx_t *ctx, uint8_t *val);
|
|
|
|
int32_t lis2dh12_temp_data_ovr_get(const stmdev_ctx_t *ctx, uint8_t *val);
|
|
|
|
int32_t lis2dh12_temperature_raw_get(const stmdev_ctx_t *ctx, int16_t *val);
|
|
|
|
typedef enum
|
|
{
|
|
LIS2DH12_TEMP_DISABLE = 0,
|
|
LIS2DH12_TEMP_ENABLE = 3,
|
|
} lis2dh12_temp_en_t;
|
|
int32_t lis2dh12_temperature_meas_set(const stmdev_ctx_t *ctx,
|
|
lis2dh12_temp_en_t val);
|
|
int32_t lis2dh12_temperature_meas_get(const stmdev_ctx_t *ctx,
|
|
lis2dh12_temp_en_t *val);
|
|
|
|
typedef enum
|
|
{
|
|
LIS2DH12_HR_12bit = 0,
|
|
LIS2DH12_NM_10bit = 1,
|
|
LIS2DH12_LP_8bit = 2,
|
|
} lis2dh12_op_md_t;
|
|
int32_t lis2dh12_operating_mode_set(const stmdev_ctx_t *ctx,
|
|
lis2dh12_op_md_t val);
|
|
int32_t lis2dh12_operating_mode_get(const stmdev_ctx_t *ctx,
|
|
lis2dh12_op_md_t *val);
|
|
|
|
typedef enum
|
|
{
|
|
LIS2DH12_POWER_DOWN = 0x00,
|
|
LIS2DH12_ODR_1Hz = 0x01,
|
|
LIS2DH12_ODR_10Hz = 0x02,
|
|
LIS2DH12_ODR_25Hz = 0x03,
|
|
LIS2DH12_ODR_50Hz = 0x04,
|
|
LIS2DH12_ODR_100Hz = 0x05,
|
|
LIS2DH12_ODR_200Hz = 0x06,
|
|
LIS2DH12_ODR_400Hz = 0x07,
|
|
LIS2DH12_ODR_1kHz620_LP = 0x08,
|
|
LIS2DH12_ODR_5kHz376_LP_1kHz344_NM_HP = 0x09,
|
|
} lis2dh12_odr_t;
|
|
int32_t lis2dh12_data_rate_set(const stmdev_ctx_t *ctx, lis2dh12_odr_t val);
|
|
int32_t lis2dh12_data_rate_get(const stmdev_ctx_t *ctx,
|
|
lis2dh12_odr_t *val);
|
|
|
|
int32_t lis2dh12_high_pass_on_outputs_set(const stmdev_ctx_t *ctx,
|
|
uint8_t val);
|
|
int32_t lis2dh12_high_pass_on_outputs_get(const stmdev_ctx_t *ctx,
|
|
uint8_t *val);
|
|
|
|
typedef enum
|
|
{
|
|
LIS2DH12_AGGRESSIVE = 0,
|
|
LIS2DH12_STRONG = 1,
|
|
LIS2DH12_MEDIUM = 2,
|
|
LIS2DH12_LIGHT = 3,
|
|
} lis2dh12_hpcf_t;
|
|
int32_t lis2dh12_high_pass_bandwidth_set(const stmdev_ctx_t *ctx,
|
|
lis2dh12_hpcf_t val);
|
|
int32_t lis2dh12_high_pass_bandwidth_get(const stmdev_ctx_t *ctx,
|
|
lis2dh12_hpcf_t *val);
|
|
|
|
typedef enum
|
|
{
|
|
LIS2DH12_NORMAL_WITH_RST = 0,
|
|
LIS2DH12_REFERENCE_MODE = 1,
|
|
LIS2DH12_NORMAL = 2,
|
|
LIS2DH12_AUTORST_ON_INT = 3,
|
|
} lis2dh12_hpm_t;
|
|
int32_t lis2dh12_high_pass_mode_set(const stmdev_ctx_t *ctx,
|
|
lis2dh12_hpm_t val);
|
|
int32_t lis2dh12_high_pass_mode_get(const stmdev_ctx_t *ctx,
|
|
lis2dh12_hpm_t *val);
|
|
|
|
typedef enum
|
|
{
|
|
LIS2DH12_2g = 0,
|
|
LIS2DH12_4g = 1,
|
|
LIS2DH12_8g = 2,
|
|
LIS2DH12_16g = 3,
|
|
} lis2dh12_fs_t;
|
|
int32_t lis2dh12_full_scale_set(const stmdev_ctx_t *ctx, lis2dh12_fs_t val);
|
|
int32_t lis2dh12_full_scale_get(const stmdev_ctx_t *ctx,
|
|
lis2dh12_fs_t *val);
|
|
|
|
int32_t lis2dh12_block_data_update_set(const stmdev_ctx_t *ctx,
|
|
uint8_t val);
|
|
int32_t lis2dh12_block_data_update_get(const stmdev_ctx_t *ctx,
|
|
uint8_t *val);
|
|
|
|
int32_t lis2dh12_filter_reference_set(const stmdev_ctx_t *ctx,
|
|
uint8_t *buff);
|
|
int32_t lis2dh12_filter_reference_get(const stmdev_ctx_t *ctx,
|
|
uint8_t *buff);
|
|
|
|
int32_t lis2dh12_xl_data_ready_get(const stmdev_ctx_t *ctx, uint8_t *val);
|
|
|
|
int32_t lis2dh12_xl_data_ovr_get(const stmdev_ctx_t *ctx, uint8_t *val);
|
|
|
|
int32_t lis2dh12_acceleration_raw_get(const stmdev_ctx_t *ctx,
|
|
int16_t *val);
|
|
|
|
int32_t lis2dh12_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff);
|
|
|
|
typedef enum
|
|
{
|
|
LIS2DH12_ST_DISABLE = 0,
|
|
LIS2DH12_ST_POSITIVE = 1,
|
|
LIS2DH12_ST_NEGATIVE = 2,
|
|
} lis2dh12_st_t;
|
|
int32_t lis2dh12_self_test_set(const stmdev_ctx_t *ctx, lis2dh12_st_t val);
|
|
int32_t lis2dh12_self_test_get(const stmdev_ctx_t *ctx, lis2dh12_st_t *val);
|
|
|
|
typedef enum
|
|
{
|
|
LIS2DH12_LSB_AT_LOW_ADD = 0,
|
|
LIS2DH12_MSB_AT_LOW_ADD = 1,
|
|
} lis2dh12_ble_t;
|
|
int32_t lis2dh12_data_format_set(const stmdev_ctx_t *ctx,
|
|
lis2dh12_ble_t val);
|
|
int32_t lis2dh12_data_format_get(const stmdev_ctx_t *ctx,
|
|
lis2dh12_ble_t *val);
|
|
|
|
int32_t lis2dh12_boot_set(const stmdev_ctx_t *ctx, uint8_t val);
|
|
int32_t lis2dh12_boot_get(const stmdev_ctx_t *ctx, uint8_t *val);
|
|
|
|
int32_t lis2dh12_status_get(const stmdev_ctx_t *ctx,
|
|
lis2dh12_status_reg_t *val);
|
|
|
|
int32_t lis2dh12_int1_gen_conf_set(const stmdev_ctx_t *ctx,
|
|
lis2dh12_int1_cfg_t *val);
|
|
int32_t lis2dh12_int1_gen_conf_get(const stmdev_ctx_t *ctx,
|
|
lis2dh12_int1_cfg_t *val);
|
|
|
|
int32_t lis2dh12_int1_gen_source_get(const stmdev_ctx_t *ctx,
|
|
lis2dh12_int1_src_t *val);
|
|
|
|
int32_t lis2dh12_int1_gen_threshold_set(const stmdev_ctx_t *ctx,
|
|
uint8_t val);
|
|
int32_t lis2dh12_int1_gen_threshold_get(const stmdev_ctx_t *ctx,
|
|
uint8_t *val);
|
|
|
|
int32_t lis2dh12_int1_gen_duration_set(const stmdev_ctx_t *ctx,
|
|
uint8_t val);
|
|
int32_t lis2dh12_int1_gen_duration_get(const stmdev_ctx_t *ctx,
|
|
uint8_t *val);
|
|
|
|
int32_t lis2dh12_int2_gen_conf_set(const stmdev_ctx_t *ctx,
|
|
lis2dh12_int2_cfg_t *val);
|
|
int32_t lis2dh12_int2_gen_conf_get(const stmdev_ctx_t *ctx,
|
|
lis2dh12_int2_cfg_t *val);
|
|
|
|
int32_t lis2dh12_int2_gen_source_get(const stmdev_ctx_t *ctx,
|
|
lis2dh12_int2_src_t *val);
|
|
|
|
int32_t lis2dh12_int2_gen_threshold_set(const stmdev_ctx_t *ctx,
|
|
uint8_t val);
|
|
int32_t lis2dh12_int2_gen_threshold_get(const stmdev_ctx_t *ctx,
|
|
uint8_t *val);
|
|
|
|
int32_t lis2dh12_int2_gen_duration_set(const stmdev_ctx_t *ctx,
|
|
uint8_t val);
|
|
int32_t lis2dh12_int2_gen_duration_get(const stmdev_ctx_t *ctx,
|
|
uint8_t *val);
|
|
|
|
typedef enum
|
|
{
|
|
LIS2DH12_DISC_FROM_INT_GENERATOR = 0,
|
|
LIS2DH12_ON_INT1_GEN = 1,
|
|
LIS2DH12_ON_INT2_GEN = 2,
|
|
LIS2DH12_ON_TAP_GEN = 4,
|
|
LIS2DH12_ON_INT1_INT2_GEN = 3,
|
|
LIS2DH12_ON_INT1_TAP_GEN = 5,
|
|
LIS2DH12_ON_INT2_TAP_GEN = 6,
|
|
LIS2DH12_ON_INT1_INT2_TAP_GEN = 7,
|
|
} lis2dh12_hp_t;
|
|
int32_t lis2dh12_high_pass_int_conf_set(const stmdev_ctx_t *ctx,
|
|
lis2dh12_hp_t val);
|
|
int32_t lis2dh12_high_pass_int_conf_get(const stmdev_ctx_t *ctx,
|
|
lis2dh12_hp_t *val);
|
|
|
|
int32_t lis2dh12_pin_int1_config_set(const stmdev_ctx_t *ctx,
|
|
lis2dh12_ctrl_reg3_t *val);
|
|
int32_t lis2dh12_pin_int1_config_get(const stmdev_ctx_t *ctx,
|
|
lis2dh12_ctrl_reg3_t *val);
|
|
|
|
int32_t lis2dh12_int2_pin_detect_4d_set(const stmdev_ctx_t *ctx,
|
|
uint8_t val);
|
|
int32_t lis2dh12_int2_pin_detect_4d_get(const stmdev_ctx_t *ctx,
|
|
uint8_t *val);
|
|
|
|
typedef enum
|
|
{
|
|
LIS2DH12_INT2_PULSED = 0,
|
|
LIS2DH12_INT2_LATCHED = 1,
|
|
} lis2dh12_lir_int2_t;
|
|
int32_t lis2dh12_int2_pin_notification_mode_set(const stmdev_ctx_t *ctx,
|
|
lis2dh12_lir_int2_t val);
|
|
int32_t lis2dh12_int2_pin_notification_mode_get(const stmdev_ctx_t *ctx,
|
|
lis2dh12_lir_int2_t *val);
|
|
|
|
int32_t lis2dh12_int1_pin_detect_4d_set(const stmdev_ctx_t *ctx,
|
|
uint8_t val);
|
|
int32_t lis2dh12_int1_pin_detect_4d_get(const stmdev_ctx_t *ctx,
|
|
uint8_t *val);
|
|
|
|
typedef enum
|
|
{
|
|
LIS2DH12_INT1_PULSED = 0,
|
|
LIS2DH12_INT1_LATCHED = 1,
|
|
} lis2dh12_lir_int1_t;
|
|
int32_t lis2dh12_int1_pin_notification_mode_set(const stmdev_ctx_t *ctx,
|
|
lis2dh12_lir_int1_t val);
|
|
int32_t lis2dh12_int1_pin_notification_mode_get(const stmdev_ctx_t *ctx,
|
|
lis2dh12_lir_int1_t *val);
|
|
|
|
int32_t lis2dh12_pin_int2_config_set(const stmdev_ctx_t *ctx,
|
|
lis2dh12_ctrl_reg6_t *val);
|
|
int32_t lis2dh12_pin_int2_config_get(const stmdev_ctx_t *ctx,
|
|
lis2dh12_ctrl_reg6_t *val);
|
|
|
|
int32_t lis2dh12_fifo_set(const stmdev_ctx_t *ctx, uint8_t val);
|
|
int32_t lis2dh12_fifo_get(const stmdev_ctx_t *ctx, uint8_t *val);
|
|
|
|
int32_t lis2dh12_fifo_watermark_set(const stmdev_ctx_t *ctx, uint8_t val);
|
|
int32_t lis2dh12_fifo_watermark_get(const stmdev_ctx_t *ctx, uint8_t *val);
|
|
|
|
typedef enum
|
|
{
|
|
LIS2DH12_INT1_GEN = 0,
|
|
LIS2DH12_INT2_GEN = 1,
|
|
} lis2dh12_tr_t;
|
|
int32_t lis2dh12_fifo_trigger_event_set(const stmdev_ctx_t *ctx,
|
|
lis2dh12_tr_t val);
|
|
int32_t lis2dh12_fifo_trigger_event_get(const stmdev_ctx_t *ctx,
|
|
lis2dh12_tr_t *val);
|
|
|
|
typedef enum
|
|
{
|
|
LIS2DH12_BYPASS_MODE = 0,
|
|
LIS2DH12_FIFO_MODE = 1,
|
|
LIS2DH12_DYNAMIC_STREAM_MODE = 2,
|
|
LIS2DH12_STREAM_TO_FIFO_MODE = 3,
|
|
} lis2dh12_fm_t;
|
|
int32_t lis2dh12_fifo_mode_set(const stmdev_ctx_t *ctx, lis2dh12_fm_t val);
|
|
int32_t lis2dh12_fifo_mode_get(const stmdev_ctx_t *ctx, lis2dh12_fm_t *val);
|
|
|
|
int32_t lis2dh12_fifo_status_get(const stmdev_ctx_t *ctx,
|
|
lis2dh12_fifo_src_reg_t *val);
|
|
|
|
int32_t lis2dh12_fifo_data_level_get(const stmdev_ctx_t *ctx, uint8_t *val);
|
|
|
|
int32_t lis2dh12_fifo_empty_flag_get(const stmdev_ctx_t *ctx, uint8_t *val);
|
|
|
|
int32_t lis2dh12_fifo_ovr_flag_get(const stmdev_ctx_t *ctx, uint8_t *val);
|
|
|
|
int32_t lis2dh12_fifo_fth_flag_get(const stmdev_ctx_t *ctx, uint8_t *val);
|
|
|
|
int32_t lis2dh12_tap_conf_set(const stmdev_ctx_t *ctx,
|
|
lis2dh12_click_cfg_t *val);
|
|
int32_t lis2dh12_tap_conf_get(const stmdev_ctx_t *ctx,
|
|
lis2dh12_click_cfg_t *val);
|
|
|
|
int32_t lis2dh12_tap_source_get(const stmdev_ctx_t *ctx,
|
|
lis2dh12_click_src_t *val);
|
|
|
|
int32_t lis2dh12_tap_threshold_set(const stmdev_ctx_t *ctx, uint8_t val);
|
|
int32_t lis2dh12_tap_threshold_get(const stmdev_ctx_t *ctx, uint8_t *val);
|
|
|
|
typedef enum
|
|
{
|
|
LIS2DH12_TAP_PULSED = 0,
|
|
LIS2DH12_TAP_LATCHED = 1,
|
|
} lis2dh12_lir_click_t;
|
|
int32_t lis2dh12_tap_notification_mode_set(const stmdev_ctx_t *ctx,
|
|
lis2dh12_lir_click_t val);
|
|
int32_t lis2dh12_tap_notification_mode_get(const stmdev_ctx_t *ctx,
|
|
lis2dh12_lir_click_t *val);
|
|
|
|
int32_t lis2dh12_shock_dur_set(const stmdev_ctx_t *ctx, uint8_t val);
|
|
int32_t lis2dh12_shock_dur_get(const stmdev_ctx_t *ctx, uint8_t *val);
|
|
|
|
int32_t lis2dh12_quiet_dur_set(const stmdev_ctx_t *ctx, uint8_t val);
|
|
int32_t lis2dh12_quiet_dur_get(const stmdev_ctx_t *ctx, uint8_t *val);
|
|
|
|
int32_t lis2dh12_double_tap_timeout_set(const stmdev_ctx_t *ctx,
|
|
uint8_t val);
|
|
int32_t lis2dh12_double_tap_timeout_get(const stmdev_ctx_t *ctx,
|
|
uint8_t *val);
|
|
|
|
int32_t lis2dh12_act_threshold_set(const stmdev_ctx_t *ctx, uint8_t val);
|
|
int32_t lis2dh12_act_threshold_get(const stmdev_ctx_t *ctx, uint8_t *val);
|
|
|
|
int32_t lis2dh12_act_timeout_set(const stmdev_ctx_t *ctx, uint8_t val);
|
|
int32_t lis2dh12_act_timeout_get(const stmdev_ctx_t *ctx, uint8_t *val);
|
|
|
|
typedef enum
|
|
{
|
|
LIS2DH12_PULL_UP_CONNECT = 0,
|
|
LIS2DH12_PULL_UP_DISCONNECT = 1,
|
|
} lis2dh12_sdo_pu_disc_t;
|
|
int32_t lis2dh12_pin_sdo_sa0_mode_set(const stmdev_ctx_t *ctx,
|
|
lis2dh12_sdo_pu_disc_t val);
|
|
int32_t lis2dh12_pin_sdo_sa0_mode_get(const stmdev_ctx_t *ctx,
|
|
lis2dh12_sdo_pu_disc_t *val);
|
|
|
|
typedef enum
|
|
{
|
|
LIS2DH12_SPI_4_WIRE = 0,
|
|
LIS2DH12_SPI_3_WIRE = 1,
|
|
} lis2dh12_sim_t;
|
|
int32_t lis2dh12_spi_mode_set(const stmdev_ctx_t *ctx, lis2dh12_sim_t val);
|
|
int32_t lis2dh12_spi_mode_get(const stmdev_ctx_t *ctx, lis2dh12_sim_t *val);
|
|
|
|
/**
|
|
* @}
|
|
*
|
|
*/
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* LIS2DH12_REGS_H */
|
|
|
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|